

General Description

The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.



These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter

Features

- **Q1** 0.7 A, 20V. $R_{DS(ON)} = 300 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
 $R_{DS(ON)} = 400 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- **Q2** -0.6 A, -20V. $R_{DS(ON)} = 420 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
 $R_{DS(ON)} = 630 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low $R_{DS(ON)}$
- SC70-6 package: small footprint (51% smaller than SOT-363); low profile (1mm thick)



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V _{DSS}	Drain-Source Voltage	20	-20	V
V _{GSS}	Gate-Source Voltage	± 12	± 12	V
I _D	Drain Current – Continuous (Note 1)	0.7	-0.6	A
	– Pulsed	2.1	-2	
P _D	Power Dissipation for Single Operation (Note 1)	0.3		W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W
------------------	--	-----	------

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.32	FDG6332C	7"	8mm	3000 units

**Electrical Characteristics** $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
Off Characteristics								
BV_{DSS}	Drain–Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	$V_{\text{GS}} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	Q1 Q2	20 -20		V	
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Ref. to 25°C	$I_D = -250 \mu\text{A}$, Ref. to 25°C	Q1 Q2		14 -14	$\text{mV}/^\circ\text{C}$	
I_{DS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	$V_{\text{DS}} = -16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	Q1 Q2		1 -1	μA	
$I_{\text{GSSF}}/I_{\text{GSSR}}$	Gate–Body Leakage, Forward	$V_{\text{GS}} = \pm 12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$				± 100	nA	
$I_{\text{GSSF}}/I_{\text{GSSR}}$	Gate–Body Leakage, Reverse	$V_{\text{GS}} = \pm 12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$				± 100	nA	
On Characteristics (Note 2)								
$V_{\text{GS(th)}}$	Gate Threshold Voltage	Q1	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250 \mu\text{A}$		0.6	1.1	1.5	V
		Q2	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250 \mu\text{A}$		-0.6	-1.2	-1.5	
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	Q1 Q2	$I_D = 250 \mu\text{A}$, Ref. To 25°C $I_D = -250 \mu\text{A}$, Ref. to 25°C			-2.8 3		$\text{mV}/^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	Q1	$V_{\text{GS}} = 4.5 \text{ V}$, $I_D = 0.7 \text{ A}$ $V_{\text{GS}} = 2.5 \text{ V}$, $I_D = 0.6 \text{ A}$ $V_{\text{GS}} = 4.5 \text{ V}$, $I_D = 0.7 \text{ A}$, $T_J = 125^\circ\text{C}$		180	300		$\text{m}\Omega$
		Q2	$V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -0.6 \text{ A}$ $V_{\text{GS}} = -2.5 \text{ V}$, $I_D = -0.5 \text{ A}$ $V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -0.6 \text{ A}$, $T_J = 125^\circ\text{C}$		293 247	400 442		
g_{FS}	Forward Transconductance	Q1	$V_{\text{DS}} = 5 \text{ V}$, $I_D = 0.7 \text{ A}$			2.8		S
		Q2	$V_{\text{DS}} = -5 \text{ V}$, $I_D = -0.6 \text{ A}$			1.8		
$I_{\text{D(on)}}$	On–State Drain Current	Q1	$V_{\text{GS}} = 4.5 \text{ V}$, $V_{\text{DS}} = 5 \text{ V}$		1			A
		Q2	$V_{\text{GS}} = -4.5 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$		-2			
Dynamic Characteristics								
C_{iss}	Input Capacitance	Q1	$V_{\text{DS}} = 10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			113		pF
		Q2	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			114		
C_{oss}	Output Capacitance	Q1	$V_{\text{DS}} = 10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			34		pF
		Q2	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			24		
C_{rss}	Reverse Transfer Capacitance	Q1	$V_{\text{DS}} = 10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			16		pF
		Q2	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$			9		
Switching Characteristics (Note 2)								
$t_{\text{d(on)}}$	Turn–On Delay Time	Q1	For Q1 : $V_{\text{DS}} = 10 \text{ V}$, $I_D = 1 \text{ A}$ $V_{\text{GS}} = 4.5 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$			5	10	ns
		Q2				5.5	11	
t_r	Turn–On Rise Time	Q1				7	15	ns
		Q2				14	25	
$t_{\text{d(off)}}$	Turn–Off Delay Time	Q1				9	18	ns
		Q2				6	12	
t_f	Turn–Off Fall Time	Q1				1.5	3	ns
		Q2				1.7	3.4	
Q_g	Total Gate Charge	Q1	For Q1 : $V_{\text{DS}} = 10 \text{ V}$, $I_D = 0.7 \text{ A}$ $V_{\text{GS}} = 4.5 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$			1.1	1.5	nC
		Q2				1.4	2	
Q_{gs}	Gate–Source Charge	Q1				0.24		nC
		Q2				0.3		
Q_{gd}	Gate–Drain Charge	Q1				0.3		nC
		Q2				0.4		

**Electrical Characteristics** $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions			Min	Typ	Max	Units
Drain–Source Diode Characteristics and Maximum Ratings								
I_S	Maximum Continuous Drain–Source Diode Forward Current			Q1			0.25	A
				Q2			-0.25	
V_{SD}	Drain–Source Diode Forward Voltage	Q1	$V_{GS} = 0 \text{ V}$, $I_S = 0.25 \text{ A}$ (Note 2)			0.74	1.2	V
		Q2	$V_{GS} = 0 \text{ V}$, $I_S = -0.25 \text{ A}$ (Note 2)			-0.77	-1.2	

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. $R_{\theta JA} = 415^\circ\text{C}/\text{W}$ when mounted on a minimum pad of FR-4 PCB in a still air environment.

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1.
Transient thermal response will change depending on the circuit board design.